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Abstract—A boost converter was constructed using a high volt-
age enhancement mode (E-mode) AlGaN/GaN/AlGaN DHFET
transistor grown on Si<111>. The very low dynamic on-
resistance (Rdyn ≈ 0.23 Ω) and very low gate-charges (e.g.
Qgate ≈ 15 nC at VDS = 200 V) result in minor transistor
losses. Together with a proper design of the passive components
and the use of SiC diodes, very high overall efficiencies are
reached. Measurements show high conversion efficiencies of
96.1% (Pout = 106 W, 76 to 142 V at 512.5 kHz) and 93.9%
(Pout = 97.5 W, 78 to 142 V at 845.2 kHz). These are, to our
knowledge, the highest efficiencies reported for an enhancement
mode GaN DHFET on Si in this frequency range. The transistor
switching losses are concentrated in the turn-on interval, and
dominate at high frequencies. This is due to a limited positive
gate-voltage swing, as the gate-source diode restricts the positive
drive voltage.
Index Terms—boost converter, enhancement mode (E-mode),
GaN DHFET, high efficiency, very high frequency, wide bandgap
I. INTRODUCTION
GaN-based heterojunction field effect transistors (HFETs)
are becoming of major interest as their outstanding properties
make them a good replacement candidate for the currently
used silicon devices in power electronic converters [1]. Their
high electron mobility (1000-2000 cm2/Vs), high breakdown
voltage (3 MV/cm) and high power density make a further
optimization of the energy conversion possible, resulting in
an increase of efficiency and switching frequency compared to
today’s Si-based converters [2] - [3]. Moreover, these materials
can be grown onto large diameter Si substrates, which is a
major cost advantage, especially comparing to other wide-
bandgap materials such as SiC. The performance of GaN-
on-sapphire and GaN-on-SiC has already been demonstrated
by 1 MHz, 120 and 300 W converters [2] - [3]. Nowadays
more attention goes to enhancement mode (E-mode) GaN
transistors due to the inherent safety [4] - [5]. In this paper,
we show the performance of E-mode AlGaN/GaN/AlGaN
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double-heterostructure FETs (DHFETs) [5], using a dedicated
high-frequency boost-converter set-up. A hard switching boost
topology is a good tool to demonstrate the advantages of
GaN-based transistors in a power electronic converter as it is
often used for power-factor-correction (PFC) front ends and
as the basic building block of half bridges. As in today’s
SMPS design the trend is to move toward a more compact
circuit design, the switching frequencies of interest approach
the MHz range. First, the converter construction is discussed,
including the design of the main power circuit, the gate
drive circuit and the inductor. State-of-the art SiC diodes and
an in-house developed planar inductor contribute to a more
compact design and a highest possible efficiency. In a next
section, the used GaN-based power transistors, being driven by
dedicated drive circuitry are highlighted, including the device
fabrication and device characterization. Finally, the overall
converter performance is discussed. Attention goes to the
results of several efficiency measurements, to the distribution
of the converter losses as also to a possibility to improve the
device and converter performance.
II. CONVERTER CONSTRUCTION
The design target was to construct a high-efficiency, high-
frequency, hard switching boost converter wherein GaN-based
DHFETs are used as switching devices. The frequency range
of interest covers the 300 kHz to 1 MHz interval. The
maximum convertible power mainly depends on the maximum
allowed output voltage, being limited by the breakdown volt-
age of the used GaN switch to approximately VBD = 200 V
in this case. As a consequence, the results presented in this
paper were obtained in a power range of 60 to 150 W output
power. The main parts in the converter design are discussed in
the next subsections. Special attention was paid to the design
of the passive components and compactness of the converter,
reducing the parasitic effects to a minimum and aiming for
the highest possible efficiency.
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Fig. 1. Boost converter circuit with flexible high-frequency gate drive circuit
(up to 2 MHz) to test the E-mode GaN DHFETs. (upper inset) GaN E-mode
DHFET mounted on an AlN carrier substrate.
A. Main power circuit
Fig. 1 shows a diagram of the circuit under study. The
main power circuit consists of an AlGaN/GaN/AlGaN E-mode
DHFET power switch, a silicon carbide (SiC) rectifying diode,
an inductor (L), two filtration capacitors (Cin and Cout) and a
load (Rload). During the on-interval of the GaN switch, energy
from the input line is stored in the inductor. As, for generality,
only a duty cycle of around 50 % is considered, this energy
is then released to the load at twice the input voltage during
the off-interval of the switch. The power circuit was built on
a two-layer printed circuit board, being optimized for high-
frequency switching (up to 1 MHz). Special attention was paid
to the compactness of the converter, reducing parasitic effects.
The rectifying diode is a 600 V, zero recovery current SiC
Schottky diode, providing superior switching characteristics
which will lead to an increased efficiency, a reduced size and a
higher possible switching frequency. The 4-A-rated C3D04060
diode from Cree Inc. showed the lowest sum of conduction and
charging losses.
B. Gate drive circuit
The main requirement of the gate driver was the ability to
deliver a gate-drive signal having a voltage range suitable to
drive the E-mode GaN DHFET, at a frequency up to 1 MHz.
In addition the fall and rise times of the gate signal had to
be small in order to reach fast on and off switching. For
meeting these requirements dedicated gate drive circuitry was
developed [6]. A fully controllable gate-voltage range (VGS)
was obtained at a switching frequency up to 6 MHz:
VGS,on = Vrange − Voff
VGS,off = 0− Voff (1)
with
VGS,on upper level of the gate-voltage range (V)
VGS,off lower level of the gate-voltage range (V)
Vrange gate-voltage range (= VGS,on − VGS,off ) (V)
Voff offset voltage, determining VGS,off (V)
Vrange and Voff are input voltages that can be applied to
the gate drive circuit in order to set VGS,on and VGS,off . For
example, to achieve a gate-voltage range of 1 to -9 V, Vrange
and Voff are respectively set to 10 and 9 V. The upper level
of the gate-voltage range is limited by the internal gate-source
diode (Dint) of the GaN DHFET to be at most 1.5 V. The
lower level of the gate-voltage range is preferably sufficiently
negative in order to realize a fast turn-off switching of the
transistor, since the threshold voltage of the E-mode GaN
DHFET used for this study is only slightly above zero Volt.
C. Magnetics: planar inductor
The inductor used in the boost converter is an in-house
developed planar inductor. This type of inductor allows for
easy and fast assembly and offers the flexibility of tailoring
the sizes and shapes of the individual turns. In addition, it is a
more competitive and effective approach in terms of physical
size reduction compared to the conventional type of inductor,
keeping the converter design as compact as possible [7]. Fig. 2
depicts an exploded view of such a planar module, showing
the planar ferrite cores together with the flat PCB windings.
The specifications of the used planar inductor are listed in
table I. Three E/PLT cores of the magnetic material 3F3 were
used in combination with an air gap length G = 450 µm,
providing a total inductance factor AL = 3× 400 = 1200 nH.
In combination with six copper turns on the PCB, this results
in a theoretical inductance of Lth = 43.2 µH, being suffi-
cient to keep the current ripple under control in the studied
frequency range. The real inductance slightly differs from the
theoretical one as in practice the air gap length is difficult to
control precisely. The real inductance of the planar inductor
was measured to be Lmeas = 33.9 µH. This was done by
evaluating the change of inductor current during the on-state
of the transistor at a given input voltage Vin. The inset of Fig. 5
shows an example of such an inductor current waveform.
The physical volume of the inductor was calculated out of
the core dimensions to be V = 19.3 mm3 with a surface
A = 19.4 mm2 and a height h = 9.98 mm.
TABLE I
PLANAR INDUCTOR: SPECIFICATIONS
Core type 3 x E32/6/20-PLT32/20/3
Core material 3F3
Number of turns (N ) 6
Gap length (G) 450 µm
Total inductance factor (AL) 3× 400 = 1200 nH
Theoretical inductance (Lth) 43.2 µH
Measured inductance (Lmeas) 33.9 µH
Physical volume (V ) 19.3 mm3
Surface (A) 19.4 mm2
Height (h) 9.98 mm
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Fig. 2. Exploded view of a planar inductor, showing the planar ferrite cores
and the flat PCB windings [8]
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Fig. 3. Simplified cross-section of the GaN DHFET device. The power
device is a lateral FET device, having multiple source (S) / gate (G) / drain
(D) contacts on top of the III-nitride heterostructure.
III. GAN ENHANCEMENT MODE (E-MODE) DEVICES
A. Device fabrication
The used transistors are large (total gate width WG =
57.6 mm, gatelength LG = 1.5 µm) enhancement mode (E-
mode) DHFETs, which are formed by parallelling smaller
devices (WG = 400 µm) via an interconnection layer.
These lateral power components are fabricated starting from
a Si3N4/Al45Ga55N/GaN/Al18Ga82N MOCVD grown het-
erostructure on a Si<111> substrate [9]. The in-situ grown
50 nm Si3N4 layer caps the III-nitride heterostructure, pas-
sivating the surface and preventing strain relaxation of the
Al45Ga55N top layer [10]. In order to obtain an E-mode
device, having a threshold voltage Vth > 0, the Al45Ga55N
barrier thickness is scaled down to a thickness below 5 nm
and at the same time the in-situ grown Si3N4 is selectively
removed under the gate [5]. Fig. 3 shows a simplified cross-
section of the GaN DHFET device.
B. Device characterization
On-wafer transfer characteristic measurements on the small
devices (total gate width WG = 200 µm, gatelength LG =
1.5 µm, and 4 nm top Al45Ga55N layer) show a threshold
voltage Vth = 0.5 V, an on-resistance Ron = 12 Ω · mm and
a maximum saturation current IDS = 0.25 A/mm. An off-
state breakdown voltage VBD of 600 V was obtained for a
gate-drain gap LGD = 8 µm and an Al45Ga55N buffer-layer
thickness of 2 µm [11].
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Fig. 4. Dynamic on-resistance (Rdyn) and total gate charge (Qgate) of an
E-mode GaN DHFET (WG = 57.6mm), measured using the boost converter
shown in Fig. 1.
The large devices were characterized using the boost con-
verter setup [12]. Fig. 4 shows the measured dynamic on-
resistance (Rdyn) and total gate charge values (Qgate) of
the GaN transistor. The dynamic on-resistance [13] is around
0.23 Ω and only shows a very minor increase with increasing
off-state drain voltage (VDS,off ), proving the absence of the
surface or bulk electron trapping in the device. A total gate
charge value of 10 nC is obtained at VDS,off = 120 V. These
excellent properties result in low transistor losses (conduction
respectively switching). To integrate the GaN DHFETs into
power electronic circuits, the dies are packaged onto an AlN
ceramic carrier (see inset of Fig. 1), acting as a heat spreader.
Furthermore, the AlN carrier is mounted on an additional
Al heat sink. A fan was used to force the convectional heat
removal.
IV. PERFORMANCE AND DISCUSSION
A. Efficiency measurements: results
The performance of the converter was analyzed using a
PM6000 Power Analyzer from Voltech. Input and output
power are respectively measured through input channels I
and II (see measurement setup in Fig. 5). For monitoring the
waveforms of interest, a Tektronix oscilloscope was used in
combination with a 1:100 voltage probe to measure voltages
and with a differential probe to measure the inductor current
via a shunt resistor (Rsh = 0.083 Ω). Both the voltage
probe and differential probe have a bandwidth of 500 MHz.
The inset of Fig. 5 shows an example of the voltage and
current waveforms respectively measured at the drain of the
GaN switch and through the inductor when operating with
149.2 W output power at 710.6 kHz switching frequency.
Other operating parameters include a DC input voltage of
80.3 V, a DC output voltage of 170 V and a duty cycle of
around 50%.
The converter was tested at several output voltages, frequen-
cies and output power ranges, while keeping the duty cycle
constant at approximately 50%. Fig. 6 shows the efficiency
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Fig. 5. Setup for measuring the input power, output power, inductor
current and drain-voltage of the boost converter. (upper inset) Voltage and
current waveforms, respectively measured at the drain of the GaN switch
and through the inductor, showing hard-switched characteristics. Operating
conditions include: Pout = 149.2 W, Vout = 170 V, f = 710.6 kHz and
D = 50 %.
measurements at 100 W output power for various output
voltages in a frequency range from 303.8 to 845.2 kHz. The
efficiency decreases, as expected, linearly with frequency. For
an output voltage of 140 V the efficiency varies from 96.1%
at 512.5 kHz to 93.9% at 845.2 kHz. To our knowledge, these
are the highest efficiencies reported for an enhancement mode
GaN DHFET on a Si substrate in these operating conditions
and frequency range [4]. The measured efficiencies include
input filter, output filter and wiring losses. Losses in the shunt
measurement resistor are excluded through the calculations.
In theory, with the same power level, the conduction loss
remains constant, whereas the switching loss linearly increases
with switching frequency. However, at elevated switching
frequencies, the slope of the total efficiency decrease in Fig. 6
becomes steeper, being an effect of increased eddy-current,
proximity and hysteresis losses in the inductor as also of the
reduced skin depth in the capacitor films. It can also be seen
that the efficiency is higher at increased output voltages, as
was expected. From Fig. 6 it is clear that when decreasing
the frequency or working at higher voltages, even higher
efficiencies can be reached. This is also illustrated by Fig. 7
where the conversion efficiency is shown for various switching
frequencies in an output voltage range from 60 to 120 V at
0.85 A output current and 50% duty cycle.
B. Distribution of the converter losses
An evaluation of the converter losses was performed based
on SPICE simulations in combination with a MATLAB cal-
culation model using generic formulas. A SPICE model for
the GaN DHFET was made before, starting from the DC and
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Fig. 6. Measured converter efficiency as a function of switching frequency,
for various output voltages, at 100 W output power and 50 % duty cycle.
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Fig. 7. Measured converter efficiency as a function of output voltage, for
various switching frequencies, at 0.85 A output current and 50 % duty cycle.
CV characterization of the devices [14]. Fig. 8 shows the
distribution of the converter losses, expressed as percentage
converter efficiency decrease, at 845.2 kHz switching fre-
quency, 142 V output voltage and 100 W output power. It can
be seen that a major amount of the losses are switching related
(2.7 % efficiency decrease). Also the inductor has a substantial
contribution to the overall converter losses, especially at this
high frequency. The remarkable high turn-on loss of the
GaN transistor is a result of a high fall time of the drain-
voltage, finding its cause in the limited upper level of the
gate-voltage range as explained in section II-B. Fig. 9 shows,
for illustration, an example of the rise and fall flanks of the
measured drain-voltage waveform at 179.5 V output voltage,
405.8 kHz switching frequency and 50% duty cycle. The
fall time (tfall ≈ 26 ns) is much higher than the rise time
(trise ≈ 5 ns). These numbers were read from the oscilloscope.
One can also see that the measured waveforms are in very
close agreement with the SPICE simulations.
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Fig. 8. Distribution of the converter losses at Pout = 100 W, Vout = 142 V,
f = 845 kHz and D = 50 %.
Fig. 9. Example of the rise and fall flanks of the measured drain-voltage
waveform at Vout = 179.5 V, f = 405.8 kHz and D = 50 %. trise ≈ 5 ns
(left) and tfall ≈ 26 ns (right).
C. Improved on-switching: impact on the converter efficiency
As the turn-on losses are one of the major contributors to
the overall efficiency decrease, it is accountable to have a
close look to their origin. According to the current and voltage
profiles shown in Fig. 10, the switching losses can be described
by the following equations:
PSW = PSW,on + PSW,off (2)
where
PSW,on =
ID·VDS,off
2 · t2+t3T
PSW,off =
ID·VDS,off
2 · tb+tcT
(3)
with
PSW total switching loss (W)
PSW,on turn-on loss (W)
PSW,off turn-off loss (W)
ID drain current (A)
VDS,off off-state drain-source voltage (V)
t2 rise time of the drain current (ns)
t3 fall time of the drain voltage = tfall (ns)
tb rise time of the drain voltage = trise (ns)
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Fig. 10. GaN DHFET turn-on (left) and turn-off (right) intervals.
tc fall time of the drain current (ns)
vGS instantaneous gate-source voltage (V)
VGS,mill MILLER voltage (V)
iG instantaneous gate current (A)
IG,3 gate current during time interval 3 (A)
IG,b gate current during time interval b (A)
iD instantaneous drain current (A)
Most of the switching losses are situated in time intervals
t3 and tb. During these intervals the gate-drain capacitance
(Crss) is charged/uncharged until a VDS,off voltage change
across its terminals is reached. For the measurement shown in
Fig. 9, t3 = tfall ≈ 26 ns and tb = trise ≈ 5 ns. According
to the equations for charging/uncharging the capacitor Crss,
the difference in fall (t3) and rise (tb) times is related to the
gate-current (IG) in these intervals:
t3 = Crss · VDS,offIG,3 tb = Crss ·
VDS,off
IG,b
Crrs = CGD
(4)
Hereby, IG is constant during each interval (t3 and tb) and is
determined by:
IG =
VA−B
RG,tot
VGS,mill ≈ 0 V (5)
with
VA−B,t3 = VGS,on − VGS,mill
RG,tot = Rdr,hi +RG +RG,i
(6)
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Fig. 11. Idealized efficiency assuming tfall to be as small as trise ≈ 5 ns.
Vout = 140 V, Pout = 100 W.
and
|VA−B,tb| = |VGS,off |+ VGS,mill
RG,tot = Rdr,lo +RG +RG,i
(7)
VA−B driving voltage (V)
RG,tot total gate resistance (Ω)
Rdr,hi internal high level output resistance of the
driver (Ω)
Rdr,lo internal low level output resistance of the
driver (Ω)
RG external gate resistance (Ω)
RG,i internal gate resistance of the GaN DHFET (Ω)
VGS,on is limited by the internal gate-source diode Dint of
the GaN DHFET. This means that the driving voltage VA−B,t3
during t3 is limited to only 1.5 V. In contrast, VGS,off is not
limited and was chosen to be ≈ −9 V, resulting in a bigger
driving voltage VA−B,tb during tb of 9 V. This explains that
t3  tb. We conclude that in order to decrease the turn-on
time, the positive gate-voltage swing needs to be increased.
This can be realized by replacing the Schottky gate by a
MOS gate. Fig. 11 shows for an output voltage of 140 V
and an output power of 100 W what the efficiency would be
if assuming that tfall would be as small as trise ≈ 5 ns. Now
the efficiency varies from 96.6 % at 512.5 kHz to 95.4 %
at 845.2 kHz instead of 96.1 respectively 93.9 %. Fig. 12
compares the new distribution of the converter losses with the
one already mentioned in Fig. 8. The efficiency increase is
around 1.5 %.
V. CONCLUSION
A high-frequency, hard-switching boost converter was
constructed to test E-mode AlGaN/GaN/AlGaN double-
heterostructure FETs and to investigate their benefit concern-
ing converter efficiency and circuit compactness. The low
dynamic on-resistance and low gate charges of the components
result in low transistor losses, enabling very high switching
frequencies and a compact converter design. A high power
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Fig. 12. Distribution of the converter losses at Pout = 100 W, Vout =
142 V, f = 845 kHz and D = 50 %.
efficiency of 93.9 to 96.1 % was reached in the 512-845 kHz
frequency range at 100 W output power and 140 V output
voltage. These are, to our knowledge, the highest efficiencies
reported for an E-mode GaN DHFET on Si in this frequency
range. Allowing higher positive gate drive voltages would
increase these efficiencies to 95.4 respectively 96.6 %. By an-
alyzing the power loss distribution in the converter, it was seen
that a major amount of the losses are switching related. Also
the passives substantially contribute to the overall converter
losses, especially at higher frequencies. The optimization of
these components, as well as driving the devices at higher gate
voltages does offer a clear roadmap to even higher converter
efficiencies.
FUTURE WORK
Future work includes an optimization of the planar inductor.
Crucial in the design of the inductor is the air-gap position as
also the right choice of the core material. New core materials
(3F45) have been developed and will be considered in the
near future. A comparison with commercially available GaN
devices (e.g. EPC) belongs also to the future roadmap.
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